AN OPTIMAL FLIP FLOP DESIGN FOR VLSI POWER MINIMIZATION

GUJJULA, NAGARJUNA REDDY

AN OPTIMAL FLIP FLOP DESIGN FOR VLSI POWER MINIMIZATION - MEWAR UNIVERSITY, CHITTORGARH 2022

Subjects--Topical Terms:
Electronic & Communication Engineering

Print
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Central Library , Mewar University, NH - 48 Gangrar, Chittorgarh, Rajasthan-312901, INDIA

📴Mobile no. 91-8949011847, http://www.mewaruniversity.org/