GENETICS ALGORITHMS FOR VLSI DESIGN LAYOUT AND TEST AUTOMATION
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
Item type | Current location | Call number | Status | Notes | Date due | Barcode |
---|---|---|---|---|---|---|
![]() |
Mewar University Central Library Engineering | 621.395 MAZ-G (Browse shelf) | Available | Computer Science and Engineering R-24 S-5 | 8491 |
Browsing Mewar University Central Library shelves, Shelving location: Engineering Close shelf browser
![]() |
![]() |
![]() |
No cover image available | No cover image available | No cover image available | No cover image available | ||
621.395 MAN-D DIGITAL DESIGN | 621.395 MAN-D DIGITAL DESIGN | 621.395 MAN-D DIGITAL DESIGN | 621.395 MAZ-G GENETICS ALGORITHMS FOR VLSI DESIGN LAYOUT AND TEST AUTOMATION | 621.395 MAZ-G GENETICS ALGORITHMS FOR VLSI DESIGN LAYOUT AND TEST AUTOMATION | 621.395 PAR-V VLSI DIGITAL SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION | 621.395 PAR-V VLSI DIGITAL SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION |
There are no comments on this title.